Pre-settable Sequential Circuits Design Using Single- Clocked Energy Efficient Adiabatic Logic
نویسندگان
چکیده
In this paper, the design of pre-settable adiabatic flip-flops and sequential circuits based on the newly proposed Energy efficient adiabatic Logic (EEAL) is presented. EEAL is based on differential cascode voltage swing (DCVS) logic, uses only a single sinusoidal source as supply-clock. This not only ensures lower energy dissipation, but also simplifies the clock design which would be otherwise more complicated due to the signal synchronization requirement. An adiabatic asynchronous sequential circuit with a reset line has been implemented using EEAL style in a TSMC 0.18 μm CMOS technology. CADENCE simulation shows that EEAL based sequential circuit consumes only 24%-36% of total energy consumed by others imperative logic styles. Layouts of the proposed EEAL based D and JK Flipflops are given to estimate the silicon area clearly.
منابع مشابه
Design and Analysis of Conventional CMOS and Energy Efficient Adiabatic Logic for Low Power VLSI Application
In recent years, low power circuit design has been an important issue in VLSI design areas. Adiabatic logics, which dissipate less power than static CMOS logic, have been introduced as a promising new approach in low power circuit design. energy. This paper proposes an Adder circuit based on energy efficient two-phase clocked adiabatic logic. A simulative investigation on the proposed 1-bit ful...
متن کاملDesign of Low Power CMOS Circuits with Energy Recovery
In view of changing the type of energy conversion in CMOS circuits, this paper investigates low power CMOS circuit design which adopts gradually changing power clock. First, we discuss the algebraic expressions and the corresponding properties of clocked power signals, then a clocked CMOS gate structure is presented. The PSPICE simulations demonstrate the low power characteristic of clocked CMO...
متن کاملDesign of Low Power Carry Look-Ahead Adder Using Single Phase Clocked Quasi-Static Adiabatic Logic
Efficiency of adiabatic circuits is determined by the adiabatic and non-adiabatic losses incurred by them during the charging and recovery operations. Lesser be the losses more energy efficient would be the circuit. In this paper, a new approach i.e., Complementary Energy Path Adiabatic Logic (CEPAL), is presented to minimize power dissipation in quasi static energy recovery logic (QSERL). It o...
متن کاملRealization of Energy Efficient Logic Circuits Using Adiabatic Technique
The Energy dissipation in conventional CMOS circuits can be minimized through adiabatic technique. By adiabatic technique dissipation in PMOS network can be minimized and some of energy stored at load capacitance can be recycled instead of dissipated as heat. But the adiabatic technique is highly dependent on parameter variation. The intension of the paper is to implement combinational and sequ...
متن کاملDesign of Low Power Barrel Shifter and Rotator Using Two Phase Clocked Adiabatic Static Cmos Logic
This paper presents low power operation of barrel shifter and rotator which are designed and simulated in 2 phase clocked adiabatic static CMOS logic. The power consumption of the circuits is compared with that of static CMOS logic. A barrel logic right shifter, a right rotator and shift/rotator are simulated in 45nm CMOS process technology. A mux based design is used for all the above circuits...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2011